Thomas Carle and Hugues Cassé. Static extraction of memory access profiles for multi-core interference analysis of real-time tasks. 34th International Conference on Architecture of Computing Systems, 2021.
Thomas Carle, Hugues Cassé. Reducing timing interferences in real-time applications running on multicore architectures. 18th International Workshop on Worst-Case Execution Time Analysis, 2018.