|
|
Bonenfant Armelle
|
Research
Research Topics
Loop bound analysis, Timing analysis, Annotation language, Infeasible Paths, Worst-Case Execution Time computation, Static Analysis, Cost Model, Embedded Systems
Current Research Activities
- Static analysis for loop bounds
- Annotation Language
- ANR W-SEPT Improving WCET accuracy by taking into account high level (design methods) and C code level (static analysis).
Research Experience
Collaborations
- University of St Andrews
- Technical University of Vienna
- Verimag, Grenoble et Inria (ALF), Rennes et Continental, Toulouse
Teaching
See in french version
|
|